<![CDATA[On-chip DMA and low-latency access SRAM architecture]]>